2fcbf5660958a12d2ad6dd957838ed73da4f2bec
1 #ifndef _URCU_ARCH_PPC_H
2 #define _URCU_ARCH_PPC_H
5 * arch_ppc.h: trivial definitions for the powerpc architecture.
7 * Copyright (c) 2009 Paul E. McKenney, IBM Corporation.
8 * Copyright (c) 2009 Mathieu Desnoyers <mathieu.desnoyers@efficios.com>
10 * This library is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU Lesser General Public
12 * License as published by the Free Software Foundation; either
13 * version 2.1 of the License, or (at your option) any later version.
15 * This library is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
18 * Lesser General Public License for more details.
20 * You should have received a copy of the GNU Lesser General Public
21 * License along with this library; if not, write to the Free Software
22 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
25 #include <urcu/compiler.h>
26 #include <urcu/config.h>
32 /* Include size of POWER5+ L3 cache lines: 256 bytes */
33 #define CAA_CACHE_LINE_SIZE 256
36 #define LWSYNC_OPCODE "sync\n"
38 #define LWSYNC_OPCODE "lwsync\n"
42 * Use sync for all cmm_mb/rmb/wmb barriers because lwsync does not
43 * preserve ordering of cacheable vs. non-cacheable accesses, so it
44 * should not be used to order with respect to MMIO operations. An
45 * eieio+lwsync pair is also not enough for cmm_rmb, because it will
46 * order cacheable and non-cacheable memory operations separately---i.e.
47 * not the latter against the former.
49 #define cmm_mb() asm volatile("sync":::"memory")
52 * lwsync orders loads in cacheable memory with respect to other loads,
53 * and stores in cacheable memory with respect to other stores.
54 * Therefore, use it for barriers ordering accesses to cacheable memory
57 #define cmm_smp_rmb() asm volatile(LWSYNC_OPCODE:::"memory")
58 #define cmm_smp_wmb() asm volatile(LWSYNC_OPCODE:::"memory")
63 asm volatile("mftbl %0" : "=r" (rval)); \
70 asm volatile("mftbu %0" : "=r" (rval)); \
76 unsigned long long rval; \
77 asm volatile("mftb %0" : "=r" (rval)); \
81 typedef unsigned long long cycles_t
;
84 static inline cycles_t
caa_get_cycles(void)
86 return (cycles_t
) mftb();
89 static inline cycles_t
caa_get_cycles(void)
99 return (((cycles_t
) h
) << 32) + l
;
108 #include <urcu/arch/generic.h>
110 #endif /* _URCU_ARCH_PPC_H */
This page took 0.03077 seconds and 3 git commands to generate.